1	0CS74	1
1	ves.	۰

(10 Marks)

(10 Marks)

(08 Marks)

(06 Marks)

(06 Marks)

(08 Marks)

Explain in

(08 Marks)

(04 Marks)

(06 Marks)

(06 Marks)

(08 Marks)

(12 Marka)

Max. Marks:

Seventh Semester B.E. Degree Examination, Dec. 2013/Jan. 2014 Advanced Computer Architecture Time: 3 hrs. Note: Answer FIVE full questions, selecting atleast TWO questions from each part. PART - A explain four important technologies which have led to the improvements in computer system. Give a brief explanation about trends in power in integrated circuits and cost. With a neat diagram, explain the classic five stage pipeline for a RISC processor. (10 Marks) 2 a. What are the major hurdles of pipelining? Illustrate the branch hazards, in detail. b. 3 Mention the techniques used to reduce branch costs. Explain static and dynamic branch prediction used for same. b. What are data dependencies? Mention the different types of data dependencies. Explain name dependences, with example. What is correlating predictors? Explain with example. Explain the basic VLIW approach for exploiting ILP, using multiple issues. a. What are the key issues in implementing advanced speculation techniques? b. detail. Write a note on value predictors. PART - B Explain the different taxonomy of parallel architecture. Explain the different taxonomy of parallel architecture. (08 Marks) With a new diagram, explain the basic structure of a centralized shared memory and 5 a. b. distributed shared memory multiprocessor. Explain snooping with respect to cache – coherence protocol. ¢. Assume we have a computer where CPI is 1.0 when all memory accesses hit in the cache. The only data accesses are loads and stores, and these total 50% of the instructions. If the miss penalty is 25 cycles and miss rate is 2% how much faster would be computer if all

instructions were cache hits?

Briefly explain four basic cache optimization methods.

7 Which are the major categories of advanced optimizations of cache performance? Explain a. any one in detail. (10 Marks)

Explain in detail, the architecture support for protecting processes from each other via virtual memory. (10 Marks)

8 Explain detecting and enhancing loop level parallelism for VLIW. (06 Marks)

Explain intel – IA – 64 architecture, with a neat diagram. b. (06 Marks)

Explain hardware support for exposing parallelism for VLIW and EPIC. (08 Marks

If revealing of identification, appeal to evaluator and for equations written eg. 42+8=50, will be treated as malpractice.

Important Note: X On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

USN